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Fig. 5. A 3D solid model of the SG structure on the MOS substrate.
IV. NUMERICAL ANALYSIS OF PULL-IN/PULL-OUT
CHARACTERISTICS FOR SG.
First, in order to ﬁnd the dependence of the material param-
eters on the pull-in voltage, several numerical simulations were
performed. Figure 6 shows the pull-in characteristics simulated
for aluminium, copper and poly- Si as a suspended gate
material and silicon dioxide (SiO2) as a dielectric material.
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Fig. 6. Comparison of the pull-in voltages obtained for three SG materials.
According to the simulation, the relation between alu-
minium and SiO2 generates the pull-in effect at 17 V @ 15.3
nm. For copper and SiO2, the pull-in effect appears at 21 V
@ 15.7 nm and for poly-Si this appears at 24.2 V @ 16.3 nm.
The different pull-in voltages are primarily determined by the
stiffness of the individual materials.
Next we studied the effects of the gate oxide materials,
SiO2 (κ = 3.8) and Si3N4 (κ = 7), on the full pull-in / pull-
out characteristics. Figure 7 shows the results obtained by
sweeping the gate voltage from zero to 25 V and then back to
zero. The hysteresis cycle caused by the stiction between the
SG and the gate oxide is clearly seen for those simulations.
While the pull- in phenomenon occurs at virtually the same
voltage of 17 V, there is a remarkable difference for the pull-
out voltages. The difference between pull-in/pull-out windows
obtained for the SiO2 and Si3N4 insulators is approximately 2
V. Figure 8 compares the full pull-in / pull-out characteristics
simulated for three different SG materials with the same SiO2
gate insulator. Three SG structures show different hysteresis
cycles: copper has a hysteresis window of 11.5 V and poly-Si
shows that of 12 V.
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Fig. 7. Comparison of the hysteresis cycles for two SG materials.
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Fig. 8. A comparison of the hysteresis cycles for three different SG materials.
V. DISCUSSION ON FULL NONVOLATILE MEMORY
OPERATION OF SGSNM
As discussed in Section II, negative and positive voltages
are applied to the SG for performing the programming and
erasing processes, individually. Figure 9(a) shows the pull-
in / pull-out characteristics simulated by sweeping the gate
voltage in both bias directions. We also show a sketch of the
current-voltage characteristics associated with the SG motions
(Fig. 9(b)). When the SG pull-in occurs with the negative gate
voltage, electrons are injected into the FG and the inversion
layer is formed in the MOSFET, resulting in an increase in
the current. As the gate voltage is increased, the high current
state (ON state) is maintained even after the SG is pulled out
until the SG is pulled in with the positive gate voltage and the
electrons are extracted from the FG. After that the low current